

#### Datenbanksysteme II: Modern Hardware

Stefan Sprenger November 23, 2016

## **Content of this Lecture**

- Introduction to Modern Hardware
  - CPUs, Cache Hierarchy
  - Branch Prediction
  - SIMD
  - NUMA
- Cache-Sensitive Skip List
  - Skip Lists
  - Our Contributions
  - Evaluation

## **Content of this Lecture**


- Introduction to Modern Hardware
  - CPUs, Cache Hierarchy
  - Branch Prediction
  - SIMD
  - NUMA
- Cache-Sensitive Skip List
  - Skip Lists
  - Our Contributions
  - Evaluation

## What is Modern Hardware?

- CPUs feature multiple cache levels
- many-core CPUs: massive parallelism
- main memory is large and cheap enough to hold entire databases
  - elimination of the buffer pool
  - performance bottleneck moves up from disk/memory to memory/cpu caches
  - new goal: minimize cache misses
  - what about durability?
- specialized co-processors: GPUs, FPGAs

## Main Memory


- today, systems can feature up to 12 TB of RAM
- prices (\$/GB) are dropping fast (2015: \$4.37/GB RAM)



Average historic price of RAM


Ulf Leser: Implementation of Database Systems, Winter Semester 2016/2017

## **Cache Hierarchy**




## Multi/Many-Core CPUs

Intel's Haswell architecture supports up to 18 cores per CPU.



# Reading data (from main memory)



#### Expensive: TLB miss, CPU Cache misses

## **Cache Lines**

- block in main memory
- basic unit for transfers from main memory to caches
- usually 64 bytes, e.g., 1 CL can hold 16 32-bit integers
- cache line utilization = portion of the transferred cache line that is actually used
- the successive cache line is usually prefetched, which is beneficial for sequential reads

## **Branch Prediction**

- modern CPUs conduct pipelined execution
- for conditional branches, branches are predicted
- if the prediction was wrong, pipeline starts over with the correct branch, which is slow
- misprediction delays cost around 10-20 CPU cycles (depends on pipeline size)

## Good practices (performance-wise)

- read whole cache line
- access contiguous memory locations
  - decreases risk of cache & TLB misses
- avoid pointer chasing
- reduce conditional code
- use memory space efficiently

## Example: Scanning a 2-dim array

Which variant is faster? Both have  $O(n^2)$  complexity.

Variant 1: Variant 2:

```
int sum = 0;
for (int i = 0; i < n; i++)
for (int j = 0; j < n; j++)
sum += array[i][j];
```

```
int sum = 0;
for (int i = 0; i < n; i++)
for (int j = 0; j < n; j++)
sum += array[j][i];
```

Answer: Variant 1: 0.33s Variant 2: 2.09s (for n=10k)

## **Example: Conditional Count**

#### SELECT COUNT(\*) FROM books WHERE genre = 3;


Variant 1 (with branch): Variant 2 (branch-free):

```
int count = 0;
for (int i = 0; i < n; i++)
if (books_genre[i] == 3)
count ++;
```


```
int count = 0;
for (int i = 0; i < n; i++)
  count += (books_genre[i] == 3);
```

### Single Instruction Multiple Data (SIMD)

- execute one instruction on multiple data elements
- extra-wide registers that hold multiple data elements
- degree of parallelism (DOP) is determined by SIMD register size S and data element size K: DOP = S/K
  - e.g., 256-bit SIMD register and 32-bit integers as operands allow 8 additions in parallel







Source: https://www.kernel.org/pub/linux/kernel/people/geoff/cell/ps3-linux-docs/CellProgrammingTutorial/BasicsOfSIMDProgramming.html

## **SIMD** with Intrinsics

- executing a SIMD instruction using Intrinsics
  - 1.) load data into SIMD register
  - 2.) execute SIMD instruction
  - 3.) read result from SIMD register

#### SIMD segment 0 SIMD segment 1 SIMD segment 2 SIMD segment 3


			<u> </u>	
32-bit Integer	32-bit Integer	32-bit Integer	32-bit Integer	

128-bit SIMD register

https://software.intel.com/sites/landingpage/IntrinsicsGuide/

## Non-Uniform Memory Access (NUMA)

- divide CPUs/cores into NUMA nodes
- each NUMA node is assigned to a certain memory partition ("local memory")
- access to local memory is faster than access to remote memory




Source: http://frankdenneman.nl/2011/01/05/amd-magny-cours-and-esx/

## **Content of this Lecture**


- Introduction to Modern Hardware
  - CPUs, Cache Hierarchy
  - Branch Prediction
  - SIMD
  - NUMA
- Cache-Sensitive Skip List
  - Skip Lists
  - Our Contributions
  - Evaluation

## Skip Lists: Structure



W. Pugh: "Skip lists: a probabilistic alternative to balanced trees" (1990)


## Skip Lists: Fast Lanes



Fast lane i contains elements of fast lane i-1 with probability p. In this case, p = 1/2.

## **Skip Lists: Searching**

#### search(5)




# **Skip Lists: Inserting**

- 1. search corresponding position in data list that may hold the inserted key
- 2. insert key into data list
- 3. starting at the lowest fast lane, test for each fast lane if new key should be inserted into the fast lane; if p=1/2, this decision can be done by "flipping a coin"
- 4. abort as soon as the first coin flip "fails", i.e., the key is not inserted in the current fast lane

Compared to B-trees, skip lists don't require node splitting :-)

## Skip Lists: Range Queries

#### search(4,7)





- probabilistic data structure
- logarithmic search access/insertions
- keys are stored in sorted order in linked list ("data list")
- hierarchy of subsequences that skip over elements of lower levels ("fast lanes")
- simpler implementation than B-trees (no node splits)

W. Pugh: "Skip lists: a probabilistic alternative to balanced trees" (1990)

## Why do we use Skip Lists as base?

- originally built for main memory
- not aligned to disk blocks as in the case of B<sup>+</sup>-tree nodes
- provide lookups and range queries
- (fast lane) keys are accessed sequentially
- structure of Skip Lists may be very beneficial w.r.t.
   "modern hardware", most implementations are not


## Deterministic Skip List

- deterministic variant of the probabilistic skip list
- number of elements each fast lane skips over is fixed
- fast lane i skips over 1/p elements of fast lane i-1
- provides a predictable memory layout
- implementation of insertions may be a bit more complex because you must always ensure that the fixed structure of the skip list is not violated

J.I. Munro et al.: "Deterministic skip lists" (1992)


## Skip Lists vs. B<sup>+</sup>-trees

The deterministic variant of a skip list can easily be transformed into a B<sup>+</sup>-tree.



M. G. Amoureux and B. G. Nickerson: "On the equivalence of B-trees and deterministic skip lists" (1996)

## Issues of the conventional Skip List




- heavy pointer chasing
- poor cache line utilisation
- ineffective prefetching
- no SIMD support

## Cache-Sensitive Skip List (CSSL)

- based on the concepts behind skip lists
- improved memory layout to be more CPU-friendly
- sequential access of fast lane elements
  - improved cache line utilization
  - prefetching works better
  - less cache & TLB misses
- exploits SIMD instructions for searching
- implementation avoids branches if possible


Stefan Sprenger, Steffen Zeuch, Ulf Leser: "Cache-Sensitive Skip List: Efficient Range Queries on modern CPUs", ADMS/IMDM @ VLDB, New Delhi, India, September 2016

## **CSSL** is based on Skip Lists




We use the deterministic variant due to its predictable memory layout.

### **Linearized Fast Lanes**




All fast lanes are stored in one dense array that is tailored to cache lines.

## CSSL indexing 1..64 (p=1/2)




$$1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 5 \rightarrow 6 \rightarrow 7 \rightarrow 8 \rightarrow \dots$$
  
Data List

## **Cache Line Alignment**



$$1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 5 \rightarrow 6 \rightarrow 7 \rightarrow 8 \rightarrow \dots$$
  
Data List


#### Searching with SIMD




#### Branch-free evaluation of SIMD results

0000001 -> match at first position 00000011 -> match at second position

bitmask = \_mm256\_movemask\_ps(result);



#### Branch-free evaluation of SIMD results




- range queries on 16M and 256M keys
- range queries on real-world data
- lookups on 16M keys
- mixed key/range workload
- space consumption

All experiments are conducted single-threaded on a Intel Xeon E5-2620 CPU (2 GHz) and 32 GB RAM.

#### Competitors

- Cache-Sensitive Skip List (CSSL)
  - CSSL2: p=1/2
  - CSSL5: p=1/5
- adaptive radix tree (ART)
- Cache-Sensitive B+-tree (CSB+)
- binary search on a static array (BS)
- B+-tree (B+)


### Range Queries on 16M Integer Keys




#### Performance Counters per Range Query

	CSSL2	CSSL5	ART	CSB+	B+	BS
L3 Cache Hits	373	139	14k	364	1.8k	325
L3 Cache Misses	165	23	28k	5.7k	7.4M	278
TLB Misses	5	3	19k	958	369k	10
Branch Mispredictions	16	13	16k	4.6k	832	13

#### Lookups on 16M Integer Keys



#### Mixed key-range Workload (50%-50%)



1M queries (500k lookups, 500k range queries) on 16M integer keys.

- CSSL provides very efficient range query implementation by tuning to the architecture of modern CPUs
- Impacts of our optimization are reflected in CPU performance counters
- Even for mixed workloads, CSSL benefits from efficient range queries



- introduction to Modern Hardware
- optimizing for main-memory and modern CPUs
- vectorized SIMD instructions
- Skip Lists as alternative to B-trees
- Cache-Sensitive Skip List, our main-memory variant of Skip Lists
- evaluation results

## Questions?

- Introduction to Modern Hardware
  - CPUs, Cache Hierarchy
  - Branch Prediction
  - SIMD
  - NUMA
- Cache-Sensitive Skip List
  - Skip Lists
  - Our Contributions
  - Evaluation